We know from the current 'Zen 4c' core design that it is essentially a compacted version of 'Zen 4' designed for higher-density chiplets that have 16 cores and that it has both the same ISA and IPC as 'Zen 4,' with the only difference being that 'Zen 4c' is designed with lower amounts of shared 元 caches at their disposal, are generally configured with lower clock speeds, and have higher energy efficiency than 'Zen 4.' 'Zen 4c' cores also 35% smaller in die-area than 'Zen 4.' The company could develop 'Zen 5c' CPU cores with similar design goals.

Things get a little fuzzy with the L2 cache size detection, and 元 cache. A HWiNFO screenshot reveals the engineering sample's core-configuration of 4x P-cores and 8x E-cores, with identical L1 cache sizes. An engineering sample featuring 4 P-cores, and 8 E-cores, surfaced on the web, thanks to Performancedatabases. The chip is expected to feature two kinds of CPU cores, with 'Zen 5' being the microarchitecture behind the performance cores, and 'Zen 5c' behind the efficiency cores.

Beating previous reports that AMD is increasing the CPU core count of its mobile monolithic processors from the present 8-core/16-thread to 12-core/24-thread we are learning that the next-gen processor from the company, codenamed 'Strix Point,' will in fact be the company's first hybrid processor.

Amd processors